# 4M x 16 Bits x 4 Banks Synchronous DRAM

#### **FEATURES**

- Single 3.3V power supply
- X Fully Synchronous to positive Clock Edge
- Clock Frequency = 133, 125, and 100MHz
- $\boxtimes$ SDRAM CAS Latency = 2
- M **Burst Operation** 
  - Sequential or Interleave
  - Burst length = programmable 1,2,4,8 or full page
  - Burst Read and Write
  - Multiple Burst Read and Single Write
- DATA Mask Control per byte Ø
- Auto Refresh (CBR) and Self Refresh  $\boxtimes$ 
  - 8192 refresh cycles across 64ms
- Automatic and Controlled Precharge Commands  $\boxtimes$
- Suspend Mode and Power Down Mode
- X Industrial Temperature Range

#### Pin Pin Front Pin Front Front 19 CKE 1 Vcc CE# 37 2 DQ0 20 CK BA0 38 3 21 BA1 39 UDQM Vccq 4 DQ1 22 A10/AP 40 NC/RFU 5 DQ2 23 A0 41 Vss 6 Vssq 24 A1 42 DQ8 Vccq 7 DQ3 25 A2 43 8 DQ4 26 A3 44 DQ9 9 Vccq 27 Vcc 45 DQ10 10 28 46 DQ5 Vss Vssq 11 DQ6 29 A4 47 DQ11 Vssq 30 12 A5 48 DQ12 31 13 DQ7 A6 49 Vccq 14 32 A7 50 DQ13 Vcc LDQM DQ14 15 33 A8 51 16 WE# 34 A9 52 Vssq 17 CAS# 35 A11 53 DQ15 18 RAS# 36 A12 54 Vss

#### **PIN CONFIGURATION**

## DESCRIPTION

The WED416S16030A is 268,435,456 bits of synchronous high data rate DRAM organized as 4 x 4,196,304 words x 16 bits. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Available in a 54 pin TSOP type II package the WED416S16030A is tested over the industrial temp range (-40°C to +85°C) providing a solution for rugged main memory applications.

\*This product is subject to change without notice.

#### A0-12 Address Inputs BA0, BA1 Bank Select Addresses CE# Chip Select WE# Write Enable CK Clock Input CKE Clock Enable DQ0-15 Data Input/Output L(U)DQM Data Input/Output Mask RAS# Row Address Strobe CAS# Column Address Strobe Power (3.3V) Vdd Vddq Data Output Power Vss Ground Vssq Data Output Ground NC No Connection

**PIN DESCRIPTION** 

White Electronic Designs Corp. reserves the right to change products or specifications without notice

April 2006 Rev. 1

1

Symbol	Туре	Signal	Polarity	Function
CK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS# WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the operation to be executed by the SDRAM.
BA0,BA1	Input	Level	_	Selects which SDRAM bank is to be active.
A0-12, A10/AP	Input	Level	_	During a Bank Activate command cycle, A0-12 defines the row address (RA0-12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-8 defines the column address (CA0-8) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged . If A10/AP is low, autoprecharge is disabled. During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ0-15	Input/Output	Level	_	Data Input/Output are multiplexed on the same pins
L(U)DQM	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
Vcc, Vss	Supply			Power and ground for the input buffers and the core logic.
Vccq, Vssq	Supply			Isolated power and ground for the output buffers to improve noise immunity.

#### **INPUT/OUTPUT FUNCTIONAL DESCRIPTION**

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Units
Power Supply Voltage	Vdd	-1.0	+4.6	V
Input Voltage	Vin	-1.0	+4.6	V
Output Voltage	Vout	-1.0	+4.6	V
Operating Temperature	topr	-40	+85	°C
Storage Temperature	tsтg	-55	+125	°C
Power Dissipation	PD		1.0	W
Short Circuit Output Current	los		50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **RECOMMENDED DC OPERATING CONDITIONS** (Voltage Referenced to: $V_{SS} = 0V$ , $40^{\circ}C \le Ta \le 85^{\circ}C$ )

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Supply Voltage	Vcc	3.0	3.3	3.6	V	
Input High Voltage	VIH	2.0	3.0	Vcc +0.3	V	
Input Low Voltage	VIL	-0.3	—	0.8	V	
Output High Voltage	Vон	2.4	—	—	V	(Іон = -4mA)
Output Low Voltage	Vol	_	—	0.4	V	(IoL = 4mA)
Input Leakage Voltage	١L	-5	—	5	μA	
Output Leakage Voltage	lol	-5	-	5	μΑ	

#### CAPACITANCE

(TA = 25°C, f = 1MHz, Vcc = 3.3V to 3.6V)

Parameter	Symbol	Max	Unit
Input Capacitance (A0-12, BA0-1)	CI1	4	рF
Input Capacitance (CK, CKE, RAS#, CAS#, WE#, CE#, L(U)DQM )	CI2	4	pF
Input/Output Capacitance (DQ0-15)	Соит	6.5	pF

#### **OPERATING CURRENT CHARACTERISTICS**

 $(V_{CC} = 3.3V, -40^{\circ}C \le Ta \le +85^{\circ}C)$ 

Parameter/Condition		Symbol	All Speeds	Units	Notes
Operating Current Active Mode; Burst = 2; READ or WRIT	Icc1	135	mA	3, 18, 19, 32	
Standby Current Power-Down Mode; All banks idle; CKE =	= LOW	Icc2	2	mA	32
Standby Current: Active Mode; CKE = HIGH; CS# = HIGH No accesses in progress	; All banks active after tRCD met;	Іссз	40	mA	3, 12, 19, 32
Operating Current: Burst Mode; Page burst: READ or WR	TE; All banks active	Icc4	135	mA	3, 18, 19, 32
Auto Refresh Current	trfc = trfc(MIN)	Icc5	285	mA	3, 12, 18,
CS# = HIGH: CKE = HIGH	trFc = 7.81 μs	Icc6	3.5	mA	19, 32, 33
Self Refresh Current: CKE ≤ 0.2V	Standard	Icc7	2.5	mA	4
	Low Power (L)	Icc7	1.5	mA	

NOTES:

1. Measured with outputs open.

2. Refresh period is 64ms.

## **AC CHARACTERISTICS**

#### **OPERATING AC PARAMETERS**

 $(Vcc = 3.3V, -40^{\circ}C \le Ta \le +85^{\circ}C)$ 

Parameter		Symbol	7	75	8	10	Unit	Notes	
Clock Cycle Time	CAS latency = 3	tск	7.5	7.5	8	10		1	
Clock Cycle Time	CAS latency = 2	ICK	7.5	8	10	1	ns	1	
Clock to Valid Output Delay		tac	5.4	6	6	7	ns	1,2	
Output Data Hold Time		toн	3	3	3	3	ns	2	
Clock High Pulse Width		tсн	2.5	2.5	3	3	ns	3	
Clock Low Pulse Width		tcL	2.5	2.5	3	3	ns	3	
Input Setup Time		tсмs	1.5	1.5	2	2	ns	3	
Input Hold Time		tсмн	0.8	0.8	1	1	ns	3	
Clock to Output in Low-Z		tLZ	1	1	1	1	ns	2	
Clock to Output in High-Z		tHZ	5.4	6	6	7	ns		
Row Active to Row Active Delay		trrd	15	15	20	20	ns	4	
RAS# to CAS# Delay		trcD	20	20	20	20	ns	4	
Row Precharge Time		tRP	20	20	20	20	ns	4	
Row Active Time		tras	45	45	50	50	ns	4	
Row Cycle Time - Operation		trc	65	65	70	70	ns	4	
Last Data In to New Column Add	ress Delay	tcdl	1	1	1	1	CK	5	
Last Data In to Row Precharge		trdL	2	2	2	2	CK	5	
Last Data In to Burst Stop		tBDL	1	1	1	1	CK	5	
Column Address to Column Add	ress Delay	tccD	1	1	1	1	CK	6	
Number of Valid Output Date	CAS latency = 3		2	2	2	2		7	
Number of Valid Output Data	CAS latency = 2	]	1	1	1	1	ea	/	
Data Setup Time		tos	1.5	1.5	2	2	ns		
Data Hold Time		tон	0.8	0.8	1	1	ns		

NOTES:

1. Parameters depend on programmed CAS latency.

If clock rise time is longer than 1ns, (t<sub>RISE</sub> 2-0.5)ns should be added to the parameter. 2.

Assumed input rise and fall time = 1ns. If trise & trall are longer than 1ns, [(trise + trall)/2]-1ns should be added to the parameter. 3.

The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then 4. rounding up to the next higher integer.

5. Minimum delay is required to complete write.

6. All devices allow every cycle column address changes.

In case of row precharge interrupt, auto precharge and read burst stop. 7.

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

			KE									
Command		Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	DQM	BA0,1	A10/AP	A0-9, A11-12	Notes
Register	Register Mode Register Set		Х	L	L	L	L	Х		OP CODE		
Refresh	Auto(CBR) Entry Self	Н	Н	L	L	L	н	Х	Х	х	х	
Precharge	Single Bank	н	х	L		Н		х	BA	L	Х	2
Flechalge	All Banks		^	L	L	11	L		Х	Н	Х	
Bank Activat	e	Н	Х	L	L	Н	Н	Х	BA	Row A	ddress	2
Write	Auto Precharge Disable	Н	х	L	Н	L		x	BA	L	Column	2
WIILE	Auto Precharge Enable		^	L		L	L L	^	DA	Н	Address	2
Read	Auto Precharge Disable	н	х	L	н	L	н	x	BA	L	Column	2
Nedu	Auto Precharge Enable		^	L		L		^	DA	Н	Address	2
Burst Stop		Н	Х	L	Н	Н	L	Х	Х	Х	Х	3
No Operation	n	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device Selec	ct	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
Clock Suspend/Standby Mode L		Х	Х	Х	х	Х	х	Х	Х	х	4	
Data Write/Output Enable Mask/Output Disable		Н	Х	Х	Х	Х	х	L H	Х	х	х	5
Power Down	Mode Entry Exit	Х	L H	Н	Х	Х	х	Х	Х	Х	Х	6

#### **COMMAND TRUTH TABLE**

(X = Don't Care, H = Logic High, L = Logic Low)

NOTES:

1. All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.

2. Bank Select (BA), if BA0, BA1 = 0, 0 then bank A is selected, if BA0, BA1 = 1, 0 then bank B, if BA0, BA1 = 0, 1 then bank C, if BA0, BA1 = 1, 1 then bank D is selected, respectively. 3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS# latency.

4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.

5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibted (zero clock latency).

6. All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not perform any Refresh operations, therefore the device cannot remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode entry and exit.

5

	СК	E			С	omman	d			
Current State	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	BA0,1	A0-9, A11-12	Action	Notes
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
	L	Н	Н	X	Х	Х	Х	Х	Exit Self Refresh with Device Deselect	
	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation	1
Self Refresh	L	Н	L	Н	Н	L	Х	X	ILLEGAL	2
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
Power Down	L	Н	Н	Х	Х	Х	Х	Х	Power Down Mode exit, all banks idle	2
Power Down	L	Н	L	Х	Х	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Power Down Mode	
	Н	Н	Н	Х	Х	Х			Refer to the Idle State section of the	
	Н	Н	L	Н	Х	Х			Current State Truth Table	3
	Н	Н	L	L	Н	Х				
	Н	Н	L	L	L	Н	Х	Х	CBR Refresh	
	Н	Н	L	L	L	L	C	P Code	Mode Register Set	4
All Banks Idle	Н	L	Н	X	Х	Х			Refer to the Idle State section of the	
	Н	L	L	Н	Х	Х			Current State Truth Table	3
	Н	L	L	L	Н	Х				
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4
	Н	L	L	L	L	L	C	P Code	Mode Register Set	
	L	Х	Х	Х	Х	Х	Х	Х	Power Down	4
Any State other	Н	Н	Х	х	Х	Х	Х	х	Refer to the Operations in the Current State Truth Table	
than listed	Н	L	Х	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	5
above	L	Н	Х	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	
	L	L	Х	X	Х	Х	Х	Х	Maintain Clock Suspend	

#### **CLOCK ENABLE (CKE0) TRUTH TABLE**

NOTES:

1. For the given Current State CKE must be low in the previous cycle.

2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tcks) must be satisfied before any command other than Exit is issued.

3. The address inputs (A12-A0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.

4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.

Must be a legal command as defined in the Current State Truth Table.

Command Current State Notes A11-12 Action CE# BA0,1 RAS# CAS# WE# Description A10/AP-A0 OP Code Set the Mode Register 2 Mode Register Set L L L L Н Start Auto orSelf Refresh 2,3 L L L Auto orSelf Refresh Х Х Х Х No Operation L Н L Precharge L Н ΒA Row Address L L Н Bank Activate Activate the specified bank and row Idle L Н L L ΒA Column Write w/o Precharge ILLEGAL 4 Н Н ΒA Column Read w/o Precharge ILLEGAL L L L Н Н L Х Х **Burst Termination** No Operation Н Х No Operation No Operation L Н Н Х Н Device Deselect No Operation or Power Down 5 Х Х Х Х Х L OP Code Mode Register Set ILLEGAL L L L Auto orSelf Refresh ILLEGAL L н L L Х Х Precharge Precharge 6 L L Н L Х Х ΒA Bank Activate ILLEGAL 4 L L. н н Row Address Row Active L Н L L BA Column Write Start Write; Determine if Auto Precharge 7,8 L Н L Н ΒA Column Read Start Read; Determine if Auto Precharge L Н Н L Х Х **Burst Termination** No Operation L Н н н Х Х No Operation No Operation Н Х Х Х Х Х **Device Deselect** No Operation L L L OP Code ILLEGAL L Mode Register Set Auto orSelf Refresh L L н Х Х ILLEGAL L 1 L Н Т Х Х Precharge Terminate Burst; Start the Precharge L L Н Н BA Row Address Bank Activate ILLEGAL 4 Read L Н L L ΒA Column Write Terminate Burst; Start the Write cycle 8,9 Н Н ΒA Column Terminate Burst; Start a new Read cycle L L Read Н Burst Termination Terminate the Burst L Н L Х Х L Н Н Н Х Х No Operation Continue the Burst Н Х Х Х Х Х **Device Deselect** Continue the Burst ILLEGAL L L L L OP Code Mode Register Set Auto orSelf Refresh ILLEGAL L L L Н Х Х Terminate Burst; Start the Precharge Т н Х Precharge L L Х BA Row Address Bank Activate ILLEGAL L L Н Н 4 Write L Н L L BA Column Write Terminate Burst; Start a new Write cycle 8,9 L Н Н ΒA Column Read Terminate Burst; Start the Read cycle L Н Н Х Х **Burst Termination** Terminate the Burst L L L Н Н Н Х Х No Operation Continue the Burst Н Х Х Х Х Х Device Deselect Continue the Burst OP Code ILLEGAL L L L L Mode Register Set L Н ILLEGAL T L Х Auto orSelf Refresh Х Х Н Х ILLEGAL L L L Precharge 4 Н ΒA Row Address ILLEGAL L L Н Bank Activate Read with Н ΒA Column Write ILLEGAL L L L Auto Precharge Н Н ΒA Column Read ILLEGAL L L Н Burst Termination ILLEGAL L Н L Х Х L Н Н Н Х Х No Operation Continue the Burst Н Х Х Х Х Х Device Deselect Continue the Burst

7

#### **CURRENT STATE TRUTH TABLE**

White Electronic Designs Corp. reserves the right to change products or specifications without notice

April 2006

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

Rev. 1

Current State					Command	A11.10		Action	Not
Current State	CE#	RAS#	CAS#	WE#	BA0,1	A11-12, A10/AP-A0	Description	Action	NOU
	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	н	BA	Row Address	Bank Activate	ILLEGAL	4
Write with Auto Precharge	L	Н	L	L	BA	Column	Write	ILLEGAL	
Auto Frecharge	L	Н	L	н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	No Operation; Bank(s) idle after tRP	
	L	L	Н	н	BA	Row Address	Bank Activate	ILLEGAL	
Precharging	L	н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	
0.0	L	Н	L	н	BA	Column	Read w/o Precharge	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Bank(s) idle after tRP	
	L	Н	Н	н	Х	х	No Operation	No Operation; Bank(s) idle after tRP	
	Н	Х	Х	х	Х	х	Device Deselect	No Operation; Bank(s) idle after tRP	
	L	L	L	L	(	DP Code	Mode Register Set	ILLEGAL	
	L	L	L	н	Х	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	Н	BA	Row Address	Bank Activate	ILLEGAL	4,
Row Activating	L	H	L	L	BA	Column	Write	ILLEGAL	.,
. tott / tott at any	L	H	L	Н	BA	Column	Read	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation; Row active after tRCD	
	L	H	Н	Н	X	X	No Operation	No Operation; Row active after tRCD	
	<u>-</u> н	X	X	X	X	X	Device Deselect	No Operation; Row active after tRCD	
	L	L	L	L		DP Code	Mode Register Set	ILLEGAL	
		L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	X	X	Precharge	ILLEGAL	
	L	L	Н	H	BA	Row Address	Bank Activate	ILLEGAL	4
Vrite Recovering	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	
The recovering	L	Н	L	H	BA	Column	Read	Start Read; Determine if Auto Precharge	
	L	Н	Н	L	X	X	Burst Termination	No Operation; Row active after topL	
	L	Н	Н	Н	X	X	No Operation	No Operation; Row active after topL	
	H	X	X	X	X	X	Device Deselect	No Operation; Row active after toPL	
	L	L	L	L		DP Code	Mode Register Set		
			L	H	X	X		ILLEGAL	
			H			X	Auto orSelf Refresh	ILLEGAL	
		L	H	L H	X BA		Precharge Bank Activita		4
Vrite Recovering		L				Row Address	Bank Activate	ILLEGAL	
with Auto Precharge		Н	L	L	BA	Column	Write	-	4
. roonargo		H	L	H	BA	Column	Read	ILLEGAL	
		Н	H	L	X	X	Burst Termination	No Operation; Precharge after topL	
L	L	Н	Н	Н	Х	Х	No Operation	No Operation; Precharge after tDPL	

### CURRENT STATE TRUTH TABLE (CONT.)

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

April 2006 Rev. 1

8

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

					Comma	nd			
Current State	CE#	RAS#	CAS#	WE#	BA0,1	A11-12, A10/AP-A0	Description	Action	Notes
	L	L	L	L	C	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Refreshing	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Idle after tRC	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after tRC	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after tRC	
	L	L	L	L	C	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
Mode	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Register	L	Н	L	L	BA	Column	Write	ILLEGAL	
Accessing	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after two clock cycles	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after two clock cycles	

#### CURRENT STATE TRUTH TABLE (CONT.)

NOTES:

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.

2. Both Banks must be idle otherwise it is an illegal action.

3. If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.

4. The Current State refers only to one of the banks, if BA0, BA1 selects this bank then the action is illegal. If BA0, BA1 selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.

5. If CKE is inactive (low) then the Power Down mode is entered, otherwise there is a No Operation.


6. The minimum and maximum Active time (t<sub>RAS</sub>) must be satisfied.

7. The RAS# to CAS# Delay (t<sub>RCD</sub>) must occur before the command is given.

8. Address A10 is used to determine if the Auto Precharge function is activated.

9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.


The command is illegal if the minimum bank to bank delay time (t<sub>RRD</sub>) is not satisfied.



9

#### A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Address Bus Image: Non-Section 1 Image: No \*Should program M12, M11, M10 = "0, 0, 0" to ensure compatibility with future devices. Burst Length M2 M1 M0 M3 = 0 M3 = 1 0 0 0 1 1 0 0 1 2 2 0 1 0 4 4 0 1 1 8 8 1 0 0 Reserved Reserved 1 0 1 Reserved Reserved 1 1 0 Reserved Reserved 1 1 1 Full Page Reserved M3 Burst Type 0 Sequential 1 Interleaved M6 M5 M4 CAS Latency 0 0 0 Reserved 0 0 1 Reserved 0 1 0 2 0 1 1 3 1 0 0 Reserved 101 Reserved Reserved 1 1 0 1 1 1 Reserved M8 M7 M6-M0 Operating Mode 0 0 Defined Standard Operation All other states reserved Write Burst Mode M9 0 Programmed Burst Length Single Location Access 1

#### MODE REGISTER DEFINITION



#### SINGLE BIT READ-WRITE CYCLE (SAME PAGE) @ CAS LATENCY = 3, BURST LENGTH = 1

NOTES:

- 1. All input except CKE & DQM can be don't care when CE# is high at the CK high going edge.
- 2. Bank active & read/write are controlled by BA0~BA1.

4. A10/AP and BA0~BA1 control bank precharge when precharge command is asserted.

BA0	BA1	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	х	х	All Banks

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	BA0	BA1	Operation
0	0	0	Distribute auto precharge, leave bank A active at end of burst.
	0	1	Disable auto precharge, leave bank B active at end of burst.
	1	0	Disable auto precharge, leave bank C active at end of burst.
	1	1	Disable auto precharge, leave bank D active at end of burst.
1	0	0	Enable auto precharge, precharge bank A at end of burst.
	0	1	Enable auto precharge, precharge bank B at end of burst.
	1	0	Enable auto precharge, precharge bank C at end of burst.
	1	1	Enable auto precharge, precharge bank D at end of burst.

White Electronic Designs Corp. reserves the right to change products or specifications without notice


April 2006 Rev. 1

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com


WHITE ELECTRONIC DESIGNS

WED416S16030A

POWER UP SEQUENCE



White Electronic Designs



## READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH = 4

NOTES:

1. Minimum row cycle times are required to complete internal DRAM operation.

2. Row precharge can interrupt burst on any cycle. (CAS Latency - 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.


3. Access time from Row active command. tcc \*(trcD + CAS latency - 1) + tsac.

4. Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

April 2006 Rev. 1 White Electronic Designs \_\_\_\_

WED416S16030A




NOTES:

1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.

2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.

3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row prechage cycle will be masked internally.



NOTES:


1. CE# can be don't cared when RAS#, CAS#, and WE# are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

April 2006 Rev. 1

WHITE ELECTRONIC DESIGNS




NOTES:

1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

April 2006 Rev. 1


White Electronic Designs \_\_\_\_



NOTES: 1. tcpL should be met to complete write.

April 2006 Rev. 1

WHITE ELECTRONIC DESIGNS




NOTES:

1. t<sub>CDL</sub> should be controlled to meet minimum t<sub>RAS</sub> before internal precharge start. (In the case of Burst Length=1 & 2 and BRSW mode)

White Electronic Designs Corp. reserves the right to change products or specifications without notice

April 2006 Rev. 1




CLOCK SUSPENSION & DQM OPERATION CYCLE @ CAS LATENCY = 2, BURST LENGTH = 4

NOTES: 1. DQM is needed to prevent bus contention.

WED416S16030A

WHITE ELECTRONIC DESIGNS

#### READ INTERRUPTED BY PRECHARGE COMMAND & READ BURST STOP @ BURST LENGTH=FULL PAGE




NOTES:

1. At full page mode, burst is end at the end of burst. So auto precharge is possible.

2. About the valid DQs after burst stop, it is same as the case of RAS# interrupt. Both cases are illustrated in above timing diagram. See the label 1, 2. But at burst write, Burst stop and RAS# interrupt should be compared carefully. Refer to the timing diagram of "Full page write burst stop cycle."

3. Burst stop is valid at every burst length.

#### WRITE INTERRUPTED BY PRECHARGE COMMAND & WRITE BURST STOP CYCLE @ BURST LENGTH=FULL PAGE




NOTES:

1. At full page mode, burst is end at the end of burst. So auto precharge is possible.

2. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of tRDL. DQM at write interrupted by precharge command is needed to prevent invalid write. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.



NOTES:

1. BRSW mode is enabled by setting A9 "High" at MRS (Mode Register Set). At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length. 2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of


22

BRSW write command, the next cycle starts the precharge.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

April 2006 Rev. 1

• White Electronic Designs \_\_\_\_\_



NOTES:

1. Both banks should be in idle state prior to entering precharge power down mode.

2. CKE should be set high at least 1CK + tss prior to Row active command.

3. Can not violate minimum refresh specification (64ms).


White Electronic Designs Corp. reserves the right to change products or specifications without notice.

April 2006 Rev. 1

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

WHITE ELECTRONIC DESIGNS

WED416S16030A



SELF REFRESH ENTRY & EXIT CYCLE

NOTES:

TO ENTER SELF REFRESH MODE

1. CE#, RAS# & CAS# with CKE should be low at the same clock cycle.

2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.

3. The device remains in self refresh mode as long as CKE stays "Low." Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

4. System clock restart and be stable before returning CKE high.

5. CE# starts from high.

6. Minimum tRFC is required after CKE going high to complete self refresh exit.


7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.


White Electronic Designs Corp. reserves the right to change products or specifications without notice.

April 2006 Rev. 1

24

#### MODE REGISTER SET CYCLE





NOTES:

Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

1. CE#, RAS#, CAS#, & WE# activation at the same clock cycle with address key will set internal mode register.

2. Minimum 2 clock cycles should be met before new RAS# activation.


3. Please refer to Mode Register Set table.

#### White Electronic Designs Corp. reserves the right to change products or specifications without notice

April 2006 Rev. 1

25

#### PACKAGE DIMENSION: 54 PIN TSOP II



NOTES:

1. Dimension does not include 0.006 inch Flash each side.

2. Dimension does not include 0.010 inch Flash each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

Part Number	Operating Frequency	Package
WED416S16030C7SI	133MHz (CL2)	54 TSOP II
WED416S16030C75SI	133MHz (CL3)	54 TSOP II
WED416S16030C8SI	125MHz	54 TSOP II
WED416S16030C10SI	100MHz	54 TSOP II

#### **ORDERING INFORMATION**